| Scholarship & Research: |
 |
Hassoun, S., Alpert, C., Thiagarajan, M., "Optimal Buffered Routing Path Constructions for Single and Multiple Clock Domain Systems", International Conference on Computer-Aided Design (ICCAD), November 2002.
Hassoun, S., Cromer, C., Eduardo Calvillo-G'amez, "Verifying Clock Schedules in the Presence of Cross Talk", Design Automation and Test in Europe (DATE) Conference, March 2002.
Kudlugi, M., Hassoun S., Selvidge, C., and Pryor, D., "A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification", Design Automation Conference (DAC), June, 2001.
Hassoun, S. "Critical Path Analysis Using a Dynamically Bounded Delay Model", Design Automation Conference (DAC), June, 2000.
Hassoun, S., and McCreary, C. "Regularity Extraction Via Clan-Based Structural Circuit Decomposition", International Conference on Computer-Aided Design (ICCAD), Nov., 1999.
|